CdM-8 instruction set:

Level 3 and Level 31/2 mnemonics, descriptions, machine code, example usage

Before: r0 contains 01111001

st rn,rm $\mathbf{r}m \rightarrow \mathbf{*r}n$

Store the byte in $\mathbf{r}m$ to the memory cell addressed by $\mathbf{r}n$. (* $\mathbf{r}n$ is the memory cell *pointed to* by $\mathbf{r}n$. This cell is over-written by the bit-string copied from $\mathbf{r}m$.)

1-byte machine code instruction Opcode: 1010 2-bit register number (00, 01, 10 or 11) Operand1: Operand2: 2-bit register number (00, 01, 10 or 11)

Example usage Instruction: st r1, r0

Instructions for copying bit-strings from one place to another

1. Loading a bit-string from a memory cell into a register

ldi r*n*,const $\texttt{const} \rightarrow \texttt{r}n$

Load the immediate single-byte data item *const* into **r***n*. The bit-string representing const is copied into rn.

2-byte machine code instruction Opcode: 110100 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: immediate value (second byte of instruction)

Example usage

Instruction: ldi r1, 0x6E 11010001 01101110 In binary: Before: N/A After: r1 contains 01101110

The assembler creates a 2-byte instruction containing the bit-string representing ldi rn immediately followed by the bit-string representing const. The data item const is actually fetched from memory at run-time.¹

ld rn,rm $*rn \rightarrow rm$

Load a byte into $\mathbf{r}m$ from the memory cell addressed by $\mathbf{r}n$. (*rn is the memory cell pointed to by rn. The bit-string read from this memory cell is copied into rm.)

1-byte machine code instruction

Opcode: 1011 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: 2-bit register number (00, 01, 10 or 11)

Example usage

Instruction: ld r0, r3 In binary: 10110011 r0 and mem[01111001] unchanged, r3 contains a copy of mem[01111001] After:

2. Storing a bit-string to a memory cell from a register

Flags unchanged

Flags unchanged

Flags unchanged

¹ Care must be taken not to over-write instructions stored in main memory whilst a program is running. This is a sure-fire way to introduce bugs that are hard to detect, harder to diagnose, and even harder to correct.

In binary:	10100100
Before:	r1 contains 00000110
After:	r1 and r0 unchanged, mem[00000110] contains a copy of r0

3. Copying bit-strings to and from the stack

push rn ((SP-1) \rightarrow SP) then (rn \rightarrow *SP)

Flags unchanged

Push the byte in $\mathbf{r}n$ onto the stack.²

SP is the *stack pointer* register. This is decremented, then used to point at a memory cell which is overwritten by the bit-string copied from $\mathbf{r}n$. (*SP is the memory cell pointed to by SP)

1-byte machine code instruction

Opcode: 110000 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: None

Example usage

Instruction:push r2In binary:11000010Before:SP contains 00000000After:r2 unchanged, SP contains 1111111, mem[111111] contains a copy of r2

pop rn(*SP \rightarrow rn) then ((SP+1) \rightarrow SP)Flags unchanged

Pop a byte off the stack into $\mathbf{r}n$.³

SP is the *stack pointer* register. This is used to point at a memory cell which is copied into rn, then incremented. (*SP is the memory cell pointed to by SP)

1-byte machine code instruction
Opcode: 110001
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

Example usage

Instruction:pop r3In binary:11000111Before:SP contains 1111111After:mem[111111] unchanged, SP contains 00000000, r3 contains a copy of mem[111111]

4. Copying bit-strings between registers

move rn, rm $rm \rightarrow rn$

Z,N reflect result

C,V become 0

Move $\mathbf{r}n$ to $\mathbf{r}m$

Copies the content of rn to rm. C and V are cleared. N and Z are based on the modified rn.

² The stack is a data structure of variable size made up of memory cells. The first byte of the stack is held at memory location 0xFF, and the stack grows *down* memory from there. It is managed using a register called the Stack Pointer, which contains the address of the most recent byte stored on the stack. It is the responsibility of the programmer to manage the stack properly. Each *push* instruction makes the stack **grow** in size by 1 byte, causing it to get closer and closer to those locations where program instructions and initial data are stored, so too many **push**es without a **pop** can cause a program to be corrupted by being over-written by the stack.

³ Remember: it is the programmer's responsibility to manage the stack properly. Each pop instruction makes the stack shrink in size by 1 byte. A program that uses more pops than pushes will treat the bytes at location 0x00 and above as part of the stack. These cells hold program instructions and initial data, so subsequent pushes will corrupt the program.

2-byte machine code instruction
Opcode: 0000
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: 2-bit register number (00, 01, 10 or 11)

ldsp rn

 ${\tt SP} \rightarrow {\tt r}n$

Z,N reflect result

C, V become 0

Load Stack Pointer into rn

Copies the content of SP to rn. C and V are cleared. N and Z are based on the modified rn.

1-byte machine code instructionOpcode:110011Operand1:2-bit register number (00, 01, 10 or 11)Operand2:None

stsp rn

 $\mathtt{r}n$ ightarrow SP

Z,N reflect result

C,V become 0

Store rn to Stack Pointer⁴

Copies the content of rn to SP. C and V are cleared. N and Z are based on rn.

1-byte machine code instruction
Opcode: 110010
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

 $^{^4}$ This instruction must be used with great care, as it *changes* the content of the stack pointer.

Instructions for manipulating bit-strings within registers

1. Arithmetic operations

Like all other CdM-8 Platform 3 operations these may be used on any bit-strings. However, they are *named* for the results they give when those bit-strings represent numbers.

The flags in the Processor Status (PS) register are affected by each of these operations. C and V are modified in the course of *calculating* the result, whereas Z and N depend solely on the result bit-string: Z is 1 when the result is an all-zeros bit-pattern, and 0 otherwise, N is equal to bit 7 (the *sign bit*) of the result.

Conventionally, C is taken to be the value that is *carried out* from Column 7 of the bit-string, and V tells us whether there has been a *two's complement overflow* (e.g. when the result of adding together two bit-strings representing positive numbers in two's complement form is a bit-string that represents a negative number in two's complement form, such as 01000000 + 01100000 = 10100000).

It is important to remember, however, that the true 'meaning' of each of the status flags depends upon what the bit-strings being manipulated actually represent. For example, it is perfectly possible to apply an *add* operation to a pair of registers containing bit-strings that represent ASCII characters. Neither the resulting bit-string nor the flags would be terribly meaningful under such circumstances, and to interpret V=1 as a two's complement overflow (for example) would be pretty daft.

add rn, rm $(rn + rm) \rightarrow rm$

C,V,Z,N reflect result

Add together the bit-strings in rn and rm, assuming they represent binary numbers.

The result is placed in $\mathbf{r}m$.

C is the carry-out from column 7.

V is 1 when $\mathbf{r}n_7 = \mathbf{r}m_7$ before the operation and $\mathbf{r}n_7 \neq \mathbf{r}m_7$ afterwards. Otherwise V is 0.

1-byte machine code instruction

Opcode: 0001

Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: 2-bit register number (00, 01, 10 or 11)

addc rn, rm ($rn + rm + C$) $\rightarrow rm$	C,V,Z,N reflect result
--	------------------------

Add together the C flag (0 or 1) and the bit-strings in $\mathbf{r}n$ and $\mathbf{r}m$, assuming they represent binary numbers. The result is placed in $\mathbf{r}m$.

Add-with-carry-in is used when performing *byte-sliced addition* on numbers that are represented by bit-strings made up of two or more bytes.

Beforehand the C flag holds a *carry-in* value (the carry-out from bit 7 of a lower-order byte), and afterwards its content is the *carry-out* from bit 7 of the addition.

V is 1 when $\mathbf{r}_{n_7} = \mathbf{r}_{m_7}$ before the operation and $\mathbf{r}_{n_7} \neq \mathbf{r}_{m_7}$ afterwards. Otherwise V is 0.

 $\textbf{1-byte} \ \text{machine code instruction}$

Opcode: 0010 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: 2-bit register number (00, 01, 10 or 11)

sub rn,rm

 $(rn - rm) \rightarrow rm$

C,V,Z,N reflect result

Subtract the byte in $\mathbf{r}m$ from the byte in $\mathbf{r}n$, assuming they represent binary numbers. The result is placed in $\mathbf{r}m$.

1-byte machine code instruction
Opcode: 0011
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: 2-bit register number (00, 01, 10 or 11)

cmp rn, rm

Calculates (rn - rm)

C,V,Z,N reflect result

Compare $\mathbf{r}m$ with $\mathbf{r}n$.

Assume the bytes in $\mathbf{r}n$ and $\mathbf{r}m$ represent binary numbers and perform the subtraction $(\mathbf{r}n-\mathbf{r}m)$. Used to modify flags without affecting registers or memory. The registers $\mathbf{r}n$ and $\mathbf{r}m$ remain unchanged by this operation. Any of the four flags may change.

1-byte machine code instructionOpcode:0111Operand1:2-bit register number (00, 01, 10 or 11)Operand2:2-bit register number (00, 01, 10 or 11)

tst rn Modifies Z & N flags

 ${\tt Z,N}$ reflect result

Test rn.

Assume the byte in rn represents a binary number and test whether it is zero or negative. Used to modify flags without changing registers or memory. The register rn remains unchanged by this operation, as do C and V.

This is a Platform $3^{1/2}$ macro. The macro-assembler inserts move rn, rn wherever tst rn is requested by the programmer, as it has the same effect.

 $\boxed{\texttt{neg } \texttt{r}n} \qquad (-\texttt{r}n) \rightarrow \texttt{r}n$

C,V,Z,N reflect result

Negate rn

Replace the contents of rn by its 8-bit two's complement.

If rn holds the 8-bit two's complement representation of the numerical value x before the operation it will contain the 8-bit two's complement representation of -x afterwards.⁵

1-byte machine code instruction
Opcode: 100001
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

inc rn

 $(rn + 1) \rightarrow rn$

C,V,Z,N reflect result

Increment rn

Treats $\mathbf{r}n$ as a binary number, and adds 1 to it.

The addition 'wraps around', so when rn contains 11111111 beforehand it will contain 00000000 afterwards (and the C, V and Z flags will all be set to 1). The V flag will also be set to 1 by inc when 01111111 is incremented to 10000000, but otherwise it will be 0.

1-byte machine code instruction
Opcode: 100011
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

dec rn $(rn - 1) \rightarrow rn$

C,V,Z,N reflect result

Decrement rn

Treats $\mathbf{r}n$ as a binary number, and subtracts 1 from it.

The subtraction 'wraps around', so when rn contains 00000000 beforehand it will contain 11111111 afterwards (and the C, V and Z flags will all be set to 1). The only other time a flag will be set by inc is when 01111111 is incremented to 10000000 (in which case the V flag will be set to 1).

1-byte machine code instruction
Opcode: 100010
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

2. Bit-wise Logic operations

and rn, rm

(rn and rm) \rightarrow rm

Z,N reflect result

C,V become 0

And $\mathbf{r}n$ with $\mathbf{r}m$.

Computes the bitwise conjunction of $\mathbf{r}n$ and $\mathbf{r}m$ placing the result in $\mathbf{r}m$: $(\mathbf{r}n_0 \wedge \mathbf{r}m_0) \rightarrow \mathbf{r}m_0$ $(\mathbf{r}n_1 \wedge \mathbf{r}m_1) \rightarrow \mathbf{r}m_1$ $(\mathbf{r}n_2 \wedge \mathbf{r}m_2) \rightarrow \mathbf{r}m_2$ $(\mathbf{r}n_3 \wedge \mathbf{r}m_3) \rightarrow \mathbf{r}m_3$ $(\mathbf{r}n_4 \wedge \mathbf{r}m_4) \rightarrow \mathbf{r}m_4$ $(\mathbf{r}n_5 \wedge \mathbf{r}m_5) \rightarrow \mathbf{r}m_5$ $(\mathbf{r}n_6 \wedge \mathbf{r}m_6) \rightarrow \mathbf{r}m_6$ $(\mathbf{r}n_7 \wedge \mathbf{r}m_7) \rightarrow \mathbf{r}m_7$ **2-byte** machine code instruction Opcode: 0100 Operand1: 2-bit register number (00, 01, 10 or 11)

 $^{^5}$ The exception to this is the number -128, represented by 10000000, which has 10000000 as its 8-bit two's complement. So negating -128 gives -128.

Z,N reflect result C,V become 0 or rn,rm $(rn \text{ or } rm) \rightarrow rm$ Or rn with rm. Computes the bitwise disjunction of $\mathbf{r}n$ and $\mathbf{r}m$ placing the result in $\mathbf{r}m$: $(\mathbf{r}n_0 \vee \mathbf{r}m_0) \to \mathbf{r}m_0$ $(\mathbf{r}n_1 \vee \mathbf{r}m_1) \to \mathbf{r}m_1$ $(\mathbf{r}n_2 \vee \mathbf{r}m_2) \to \mathbf{r}m_2$ $(\mathbf{r}n_3 \vee \mathbf{r}m_3) \to \mathbf{r}m_3$ $(\mathbf{r}n_4 \vee \mathbf{r}m_4) \to \mathbf{r}m_4$ $(\mathbf{r}n_5 \vee \mathbf{r}m_5) \to \mathbf{r}m_5$ $(\mathbf{r}n_6 \vee \mathbf{r}m_6) \to \mathbf{r}m_6$ $(\mathbf{r}n_7 \vee \mathbf{r}m_7) \to \mathbf{r}m_7$ 2-byte machine code instruction Opcode: 0101 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: 2-bit register number (00, 01, 10 or 11) xor rn,rm $(rn \text{ xor } rm) \rightarrow rm$ Z,N reflect result C,V become 0 **Exclusive Or** $\mathbf{r}n$ with $\mathbf{r}m$. Computes the bitwise exclusive-or of $\mathbf{r}n$ and $\mathbf{r}m$ placing the result in $\mathbf{r}m$: $(rn_0 \oplus rm_0) \to rm_0$ $(rn_1 \oplus rm_1) \to rm_1$ $(rn_2 \oplus rm_2) \to rm_2$ $(rn_3 \oplus rm_3) \to rm_3$ $(\mathbf{r}n_4 \oplus \mathbf{r}m_4) \to \mathbf{r}m_4 \quad (\mathbf{r}n_5 \oplus \mathbf{r}m_5) \to \mathbf{r}m_5 \quad (\mathbf{r}n_6 \oplus \mathbf{r}m_6) \to \mathbf{r}m_6 \quad (\mathbf{r}n_7 \oplus \mathbf{r}m_7) \to \mathbf{r}m_7$ **2-byte** machine code instruction Opcode: 0110 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: 2-bit register number (00, 01, 10 or 11) not rn(not rn) \rightarrow rnZ,N reflect result C,V become 0 Not $\mathbf{r}n$. Flips all bits in $\mathbf{r}n$: $(\neg \mathbf{r}n_0) \rightarrow \mathbf{r}n_0$ $(\neg \mathbf{r}n_1) \rightarrow \mathbf{r}n_1$ $(\neg \mathbf{r}n_2) \rightarrow \mathbf{r}n_2$ $(\neg \mathbf{r}n_3) \rightarrow \mathbf{r}n_3$ $(\neg \mathbf{r}n_4) \rightarrow \mathbf{r}n_4$ $(\neg \mathbf{r}n_5) \rightarrow \mathbf{r}n_5$ $(\neg \mathbf{r}n_6) \rightarrow \mathbf{r}n_6$ $(\neg \mathbf{r}n_7) \rightarrow \mathbf{r}n_7$ **1-byte** machine code instruction Opcode: 100000 Operand1: 2-bit register number (00, 01, 10 or 11) Operand2: None

Operand2: 2-bit register number (00, 01, 10 or 11)

3. Shifts and Rotates

shra rn(rn div 2) \rightarrow rnC,Z,N r	reflect result V become 0
---	---------------------------

Arithmetic shift right rn

Shift every bit in the bit-string in $\mathbf{r}n$ one place to the right, whilst leaving the sign bit (bit 7) unchanged. Bit 0 is shifted into C; V is 0; N & Z are based on the modified $\mathbf{r}n$.

The effect on rn is the same as dividing a two's complement number by 2, with the result being that rn contains the *quotient* and C contains the *remainder* of the division.⁶

1-byte machine code instruction

Opcode:100110Operand1:2-bit register number (00, 01, 10 or 11)Operand2:None

shla r n	$(rn \times 2) \rightarrow rn$	C,V,Z,N reflect result	- become 0
------------	--------------------------------	------------------------	------------

Arithmetic shift left rn

Shift every bit in the bit-string in rn one place to the left, filling the least significant bit (bit 0) with 0. Bit 7 is shifted into C; V is 1 if bit 7 changes and 0 if it does not; N & Z are based on the modified rn. The effect on rn is the same as multiplying a two's complement number by 2.⁷

This is a Platform $3^{1/2}$ macro. The macro-assembler inserts rol rn wherever shla rn is requested by the programmer, as it has the same effect.

shr rn $(rn \gg) \rightarrow rn$ C,Z,N reflect result V become 0

Sliced shift right rn

Shifts the bit-string in $\mathbf{r}n$ one place to the right without maintaining the sign. The old value of C is shifted into the sign bit (bit 7), and bit 0 is shifted into C. V becomes 0. N and Z are based on the modified $\mathbf{r}n$.

1-byte machine code instruction
Opcode: 100100
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

shl rn

(rn « 1) ightarrow rn

C,V,Z,N reflect result - become 0

Sliced shift left rn

Shifts the bit-string in $\mathbf{r}n$ one place to the left without ensuring that the result is a multiple of two. The old value of C is shifted into bit 0, and the sign bit (bit 7) is shifted into C; V is 1 if bit 7 changes and 0 if it does not; N and Z are based on the modified $\mathbf{r}n$.

1-byte machine code instructionOpcode:100101Operand1:2-bit register number (00, 01, 10 or 11)Operand2:None

rol rn

(rotate-left rn) \rightarrow rn

C,V,Z,N reflect result - become 0

Rotate left rn

Treats the bit-string in $\mathbf{r}n$ as if the opposite ends are directly connected, and shifts it left one place. The sign bit (b7) is shifted into b0, and also into C. V is cleared. N and Z are based on the modified $\mathbf{r}n$.

⁶ This operation may be applied to any 8-bit string, but it can *only* be used to perform division by two two's complement nymbers. $\mathbf{r}n$ will contain an incorrect value for the quotient under these circumstances.

⁷ This operation may be applied to any 8-bit string, and can be used to perform multiplication by two on a bit-string that represent an *unsigned* whole number as well as a two's complement number.

1-byte machine code instruction
Opcode: 100111
Operand1: 2-bit register number (00, 01, 10 or 11)
Operand2: None

Instructions for controlling the flow of execution

<u>**1.**</u> Branch instructions (none of these change the flags)

 $| \texttt{br const} | \qquad \texttt{const} o \texttt{PC}$

Flags unchanged

Branch unconditionally to a constant address

Copies the bit-string *const* into the Program Counter (PC). This bit-string will be interpreted as an address. The processor will fetch its next instruction from the address *const*, no matter what the state of the flags.

2-byte machine code instruction
Opcode: 11101111
Operand1: immediate value (second byte of instruction)
Operand2: None

Branch on zero to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the Z flag contains 1 (in which case the N flag is guaranteed to be 0).

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was an all-zeros bit-string.

2-byte machine code instruction
Opcode: 11100000
Operand1: immediate value (second byte of instruction)
Operand2: None

beq const \rightarrow PC when CVZN matches -10 Flags unchanged

Branch on equal to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the Z flag contains 1 (in which case the N flag is guaranteed to be 0).

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was an all-zeros bit-string.

This is a Platform $3^{1/2}$ macro. The macro-assembler inserts bz const wherever beq const is requested by the programmer, as it has the same effect.

bnz const \rightarrow PC when CVZN matches -0- Flags unchanged

Branch on non-zero to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the Z flag contains 0. This bit-string will be interpreted as an address.

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was anything other than an all-zeros bit-string.

2-byte machine code instruction

Opcode: 11100001

Operand1: immediate value (second byte of instruction)

Operand2: None

$ DHe CONSU $ Consu \rightarrow FC when $CVZN$ matches $ 0 -$ Flags unchanged	bne const	t const \rightarrow PC when CVZN matches $-0-$	Flags unchanged
--	-----------	--	-----------------

Branch on *not-equal* to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the Z flag contains 0. This bit-string will be interpreted as an address.

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was any bit-string other than all-zeros.

This is a Platform $3^{1/2}$ macro. The macro-assembler inserts bnz const wherever bne const is requested by the programmer, as it has the same effect.

blt constconst \rightarrow PC when CVZN matches - -01Flags unclassingchanged

Branch on *less-than* to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the N flag contains 1 (in which case the Z flag is guaranteed to be 0). This bit-string will be interpreted as an address.

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was a bit-string that could be interpreted as a negative two's complement number.

2-byte machine code instruction

Opcode:11100001Operand1:immediate value (second byte of instruction)Operand2:None

ble const	<code>const</code> $ ightarrow$ PC when <code>CVZN</code> matches $ 01$ or $ 10$	Flags un-
changed		

Branch on *less-or-equal* to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the Z and N flags are different from one another.

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was either an all-zeros bit-string or a bit-string that could be interpreted as a negative two's complement number.

2-byte machine code instruction Opcode: 11100001

Operand1: immediate value (second byte of instruction)

Operand2: None

bgt const \rightarrow PC when CVZN matches -0.0 Flags unchanged

Branch on greater-than to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the Z and N flags are both 0.

The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was a bit-string that could be interpreted as a positive two's complement number (zero is *not* a positive number, any more than it is a negative number).

2-byte machine code instruction **Opcode:** 11100001 Operand1: immediate value (second byte of instruction) **Operand2:** None

bge const	const \rightarrow PC when CVZN matches $ 0$	Flags un-
changed		

Branch on greater-or-equal to a constant address

Copies the bit-string const into the Program Counter (PC), but only if the N flag is 0. The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was either a bit-string that could be interpreted as a positive two's complement number, or an all-zeros bit-string.

2-byte machine code instruction **Opcode:** 11100001 Operand1: immediate value (second byte of instruction) **Operand2:** None

2. Subroutine call / return

3. Miscellaneous control instructions

halt Stop the clock changed

Halt the instruction machine.

Switches off the platform clock.

The PC is not updated, so if the clock is re-started the halt will be executed again. It makes no difference how the clock is re-started. Single-stepping the platform has the same effect as re-starting the clock and performing a single *tick*.

1-byte machine code instruction **Opcode:** 11010100 **Operand1:** None **Operand2:** None

wait changed Suspend the clock

Wait until an *interrupt* occurs.

Suspends the platform clock in anticipation of an interrupt.

The PC is not updated. If the clock is re-started the wait will be executed again unless the re-start is initiated by a hardware interrupt, in which case the PC is loaded with the start address of an interrupt service routine, and then the clock is re-started. Single-stepping the platform has the same effect as re-starting the clock without an interrupt, and performing a single *tick*.

1-byte machine code instruction **Opcode:** 11010101 Operand1: None **Operand2:** None

jsr const PC \rightarrow *SP, then SP+1 \rightarrow SP, then const \rightarrow PC Flags un-

Flags un-

Flags un-

changed

Branch on greater-or-equal to a constant address

Copies the bit-string *const* into the Program Counter (PC), but only if the N flag is 0. The processor will fetch its next instruction from the address *const*, when the result of the most recent flag-modifying operation was either a bit-string that could be interpreted as a positive two's complement number, or an all-zeros bit-string.

Wait until an *interrupt* occurs.

Suspends the platform clock in anticipation of an interrupt.

The PC is not updated. If the clock is re-started the wait will be executed again *unless* the re-start is initiated by a hardware interrupt, in which case the PC is loaded with the start address of an interrupt service routine, and *then* the clock is re-started. Single-stepping the platform has the same effect as re-starting the clock *without* an interrupt, and performing a single *tick*.

2-byte machine code instruction Opcode: 11010110 Operand1: immediate value (second byte of instruction) Operand2: None

11010110 jsr 11010111 rts 11011000 osi 11011001 rti 11011010 crc 11011011 osix